The demand for ever smaller, portable, low-power and high-performance electronic systems has been the primary driver for CMOS technology scaling. As CMOS scaling approaches physical limits, it has been fraught with challenges that required introduction of newer processes and materials. High- oxide and metal-gate stack was introduced to mitigate oxide leakage. Thin body, undoped channels were introduced mitigate subthreshold leakage. 3D transistors such as FinFET and trigates were introduced to improve ON current while maintaining layout efficiency. While these incremental adjustments have allowed CMOS technology to scale, a number of alternative devices have been proposed to replace CMOS transistors such as graphene transistors (GFET), tunnel transistors, graphene nanoribbon tunnel transistors, quantum-dots and single-electron devices (SET). Newer memory technologies such as resistive RAMs, memristors, STT-RAMs similarly promise to revolutionize the design landscape. However for these alternative technologies to become practical, design methodologies that allow efficient modeling, design space exploration, and trade-off analysis is crucial. This is the driving motivation for this special issue. Thus, the topics of interest for this special include, but are not limited to the following:  FinFET and Triple Gate FET (TGFET) based digital, analog, and memory circuit design and methodologies  Graphene FET (GFET) based for analog and RF circuit design and methodologies  Tunnel FET (TFET) based for digital, analog, and memory circuit design and methodologies  Graphene Nanoribbon Tunnel FET (GNR-TFET) based digital, analog, and RF circuit design and methodologies  Memristor based digital and analog circuit design and methodologies  Quantom-dot based circuit design and methodologies  Single-Electron Transistor (SET) based circuit design and methodologies  Case-Study circuit and system design using emerging technology
